

# UNITED STATES PATENT AND TRADEMARK OFFICE

cen

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,680	07/28/2004	Brent A. Anderson	BUR920040049US1	4309
	7590 01/18/2007 V GIRR III	EXAMINER		
FREDERICK W. GIBB, III GIBB INTELLECTUAL PROPERTY LAW FIRM, LLC 2568-A RIVA ROAD SUITE 304 ANNAPOLIS, MD 21401			NGUYEN, DAO H	
			ART UNIT	PAPER NUMBER
			2818	
. SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		01/18/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<del> </del>		Application No.	Applicant(s)			
Office Action Summary		10/710,680	ANDERSON ET AL.			
		Examiner	Art Unit			
	·	Dao H. Nguyen	2818			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
WHIC - Exter after - If NO - Failu Any'i	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE in an any be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. It is period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
2a)	Responsive to communication(s) filed on <u>08 Not</u> This action is <b>FINAL</b> . 2b) This Since this application is in condition for allowant closed in accordance with the practice under E	action is non-final.  nce except for formal matters, pro				
Disposition of Claims						
<ul> <li>4)  Claim(s) 1-14,29 and 31-38 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-14, 29, and 31-38 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>						
Application Papers						
10)	The specification is objected to by the Examiner The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the o Replacement drawing sheet(s) including the correcti The oath or declaration is objected to by the Ex	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachmen	t(s)	•				
2) Notice	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	nte			

### **DETAILED ACTION**

1. In response to the communications dated 11/08/2006, claims 1-14, 29, and 31-38 are active in this application.

Claim(s) 15-28, and 30 have been cancelled.

### Remarks

2. Applicant's argument(s), filed 10/18/2006 have been fully considered, but are not persuasive.

First, with regard to the teaching of She et al. (US 2005/0242391), Examiner do/does not agree with Applicant's argument(s) that She does not teach a multiple-gate transistor comprising a floating gate and a logic gate.

As discussed in the previous Office Action, She does disclose a trapping layer, which is where Bit 1 and Bit 2 are stored, that functions as a nitride trap storage site. It is well known in the art that when charges are trapped in a trapping layer formed between a channel and a control gate (Gate 2), as that taught by She, such charges would electrically affect the conductivity of the channel due to electrical field caused by the charges. Hence, technically, the charges trapped in the trapping layer, or the trapping layer, does affect the channel region. Therefore, the charge trapping layer of She is a floating gate (as what is described as a "gate" by Applicant in the argument mentioned above).

In addition, the lower gate structure shown in figs. 10-11 of She has Gate 1 which is considered as a logic gate for its ability to control the operation of the transistor; particularly, by adjusting the voltage applied to Gate 1, the transistor can be turned on and off.

Furthermore, the logic gate (which is the lower gate structure as a whole comprising Gate 1 and Bit-3/Bit-4-trapping-layer) can perform a different function than the floating gate (which is the trapping layer where Bit 1 and Bit 2 are trapped) because the lower gate structure can be used to turn the transistor on and off while the floating gate is not; the logic gate can perform a different function than the programming gate (which is the control Gate 2 formed adjacent to the floating gate) because the logic gate is capable of storing Bit 3 and Bit 4 while the programming gate is not, and the floating gate does perform a different function than the programming gate because the floating gate can store charges while the programming gate is not.

Besides, the limitation(s) "wherein said logic gate performs a different function than said floating gate, wherein said logic gate performs a different function than said programming gate, and wherein said floating gate performs a different function than said programming gate" is/are functional limitation(s). Since the device(s) taught by She is/are identical to the claimed device, it is presumed that the claimed function(s) is/are inherent taught by She. MPEP § 2112.01 states that when the structure recited in the reference is substantially identical to that of the claims, claimed properties or functions are presumed to be inherent. Where the claimed and prior art products are identical or substantially identical in structure or composition, or are produced by

Art Unit: 2818

identical or substantially identical processes, a prima facie case of either anticipation or obviousness has been established.

Clearly, She does teach all of the claimed limitations.

Second, with regard to the teaching of Hsu (US 6,107,141), Applicant's arguments are not persuasive. Fig. 1 of Hsu, for example, shows a channel region, which is the surface region of the substrate 10 between drain region 20 and source region 30. The channel region has a first side (first end) adjacent to the source 30, and a second side (second end) adjacent to the drain 20. The first (source) side is opposite to the second (drain) side, with respect to the vertical oxide layer 231 (or with respect to a line vertically goes through the oxide layer 231). The channel region connects the first side (or the first end) to the second side (or the second end), therefore it must be between the first side and the second side. The select or logic gate 120 is adjacent to the source 30 as shown in fig. 1, hence it is adjacent to the first (source) side of the channel region, and the floating gate 130 is adjacent to the drain 20 as shown in fig. 1, hence it is adjacent to the second (drain) side of the channel region. Oxide layers 232 and 235 are clearly on the first (source) side and the second (drain side) of the channel region, respectively.

Clearly, Hsu does teach all of the claimed limitations.

For the above reasons, it is believed that the rejection in the last Office Action should be retained and rewritten below in view of the amendments.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claim(s) 1, 5, 6, 8, 12, 13, 29, 32, 34, 35, 37, and 38 stand rejected under 35 U. S. C. § 102 (e) as being anticipated by U.S. Patent Application Publication No. 2005/0242391 by She et al.

Regarding claim 1, She discloses a multiple-gate transistor, as shown in figs. 10-11, comprising:

a channel region (between source and drain regions);

a logic gate (which is the lower gate structure as a whole comprising Gate 1 and Bit-3/Bit-4-trapping-layer) adjacent a first side (lower side) of said channel region;

a floating gate (trapping layer, where Bit 1 and Bit 2 are trapped) adjacent a second side (upper side) of said channel region, wherein said first side is opposite said second side such that said channel region is between said first side and said second side; and

Art Unit: 2818

a programming gate (control Gate 2 formed on the control oxide and having dark region) adjacent said floating gate, wherein said floating gate is between said programming gate and said channel region,

wherein said logic gate performs a different function than said floating gate, wherein said logic gate performs a different function than said programming gate, and wherein said floating gate performs a different function than said programming gate.

See also the above remarks.

Regarding claim 8, She discloses a multiple-gate transistor, as shown in figs. 10-11, comprising:

a channel region; source and drain regions at ends of said channel region;

a gate oxide (tunnel oxide) on a first side (lower side) of said channel region;

a logic gate (which is the lower gate structure as a whole comprising Gate 1 and Bit-3/Bit-4-trapping-layer) adjacent said first gate oxide, wherein said gate oxide is between said logic gate and said channel region;

a first insulator (between channel region and the region where Bit 1 and Bit 2 being trapped) on a second side (upper side) of said channel region, wherein said second side of said channel region is opposite said first side such that said channel region is between said first side and said second side;

a floating gate (trapping layer, where Bit 1 and Bit 2 are trapped) adjacent said first insulator wherein said first insulator is between said floating gate and said channel region;

Art Unit: 2818

a second insulator (Control oxide, between the trapping layer and gate 2 with dark region) adjacent said floating gate; and

a programming gate (control gate 2 formed on the control oxide and having dark region) adjacent said second insulator wherein said second insulator is between said programming gate and said floating gate

wherein said logic gate performs a different function than said floating gate, wherein said logic gate performs a different function than said programming gate, and wherein said floating gate performs a different function than said programming gate. See also the above remarks.

Regarding claims 5, and 12, She discloses the transistor wherein said transistor comprises a fin-type field effect transistor (FinFET). See figs. 8-11.

Regarding claims 6, and 13, She discloses the transistor further comprising source and drain regions at ends of said channel region, wherein said channel region comprises the middle portion of a fin structure and said source and drain regions comprise end portions of said fin structure. See figs. 8-11.

Regarding claim 29, She discloses a multiple-gate transistor, as shown in figs. 10-11, comprising:

a channel region (between source/drain regions);

Art Unit: 2818

a logic gate (lower gate structure having Gate 1) adjacent a first side (lower side) of said channel, wherein voltage in said logic gate causes said transistor to switch on and off (it is inherent that channel current, or the on/off state of a transistor can be controlled by voltage applied to the gate of the transistor);

a floating gate (trapping layer, where Bit 1 and Bit 2 are trapped) adjacent a second side (upper side) of said channel region, wherein said first side is opposite said second side such that said channel region is between said first side and said second side (see the above remarks), and wherein charge (Bit 1 and Bit 2) in said floating gate adjusts the threshold voltage of said transistors (this is inherent characteristics of floating gate transistor); and

a programming gate (control gate 2 formed on the control oxide and having dark region) adjacent said floating gate, wherein said floating gate is between said programming gate and said channel region.

Regarding claim 32, She discloses the transistor wherein said transistor comprises a fin-type field effect transistor (FinFET). See fig. 8-11.

Regarding claim 34, She discloses the transistor wherein said floating gate is electrically insulated from other structures. See figs. 10-11.

Regarding claim 35, She discloses a multiple-gate transistor, as shown in figs. 10-11, comprising:

Art Unit: 2818

a channel region (between source/drain regions);

a logic gate (lower gate structure having Gate 1) adjacent a first side (lower side) of said channel region, wherein voltage in said logic gate causes said transistor to switch on and off (it is inherent that channel current, or the on/off state of a transistor can be controlled by voltage applied to the gate of the transistor), and wherein said transistor comprises a fin-type field effect transistor (FinFET) (see fig. 8-11);

a floating gate (trapping layer, where Bit 1 and Bit 2 are trapped) adjacent a second side (upper side) of said channel region, wherein said first side is opposite said second side such that said channel region is between said first side and said second side (see the above remarks), and wherein charge in said floating gate adjusts the threshold voltage of said transistor (this is inherent characteristics of floating gate transistor); and

a programming gate (control gate 2 formed on the control oxide and having dark region) adjacent said floating gate, wherein said floating gate is between said programming gate and said channel region.

Regarding claim 37, She discloses the transistor further comprising source and drain regions at ends of said channel region, wherein said channel region comprises the middle portion of the fin structure and said source and drain regions comprise end portions of said fin structure. See figs. 8-11.

Regarding claim 38, She discloses the transistor wherein said floating gate is electrically insulated from other structures. See figs. 10-11.

5. Claim(s) 1, 3, 4, 7, 8, 10, 11, 14, 29, and 34 stand rejected under 35 U. S. C. § 102 (b) as being anticipated by U.S. Patent No. 6,107,141 to Hsu et al.

Regarding claim 1, Hsu discloses a multiple-gate transistor, as shown in figs. 1, 2, and 9, comprising:

a channel region (between source 20 and drain 20;

a logic gate 120 adjacent a first side (source side) of said channel region;

a floating gate 130 adjacent a second side (drain side) of said channel region, wherein said first side is opposite said second side such that said channel region is between said first side and said second side (see the above remarks); and

a programming gate 140 adjacent said floating gate 130, wherein said floating gate 130 is between said programming gate 140 and said channel region

wherein said logic gate performs a different function than said floating gate, wherein said logic gate performs a different function than said programming gate, and wherein said floating gate performs a different function than said programming gate.

Regarding claim 8, Hsu discloses a multiple-gate transistor, as shown in figs. 1, comprising:

a channel region; source and drain regions 30/20 at ends of said channel region; a gate oxide 232 on a first side (source side) of said channel region;

Art Unit: 2818

a logic gate 120 adjacent said first gate oxide 232, wherein said gate oxide 232 is between said logic gate 120 and said channel region;

a first insulator 235 on a second side (drain side) of said channel region, wherein said second side of said channel region is opposite said first side such that said channel region is between said first side and said second side (see the above remarks);

a floating gate 130 adjacent said first insulator 235, wherein said first insulator 235 is between said floating gate 130 and said channel region;

a second insulator 237 adjacent said floating gate 130; and

a programming gate 140 adjacent said second insulator 237, wherein said second insulator 237 is between said programming gate 140 and said floating gate 130

wherein said logic gate performs a different function than said floating gate, wherein said logic gate performs a different function than said programming gate, and wherein said floating gate performs a different function than said programming gate.

Regarding claims 3 and 10, Hsu discloses the transistor wherein voltage in said logic gate 120 causes said transistor to switch on and off. Col. 1 line 66 to col. 2, line 1 state(s) that logic or select gate 120 serves the standard electrical function of permitting access to the cell. Thus, controlling the voltage applied to the logic gate 120 would control the access to the cell, or would turn the cell on and off.

Regarding claims 4 and 11, Hsu discloses the transistor wherein charge in said floating gate 130 adjusts the threshold voltage of said transistor. This is inherent since

Art Unit: 2818

a charge in the floating gate 130 would create an electric field in the insulator 235; therefore, such charge would effect the threshold voltage of the transistor.

Regarding claims 7 and 14, Hsu discloses the transistor wherein said floating gate 130 is electrically insulated from other structures. See fig. 1.

Regarding claim 29, Hsu discloses a multiple-gate transistor, as shown in figs. 1, 2, and 9, comprising:

a channel region (on top surface of substrate 10, between drain region 20 and source region 30);

a logic gate 120 adjacent a first side (source side) of said channel, wherein voltage in said logic gate causes said transistor to switch on and off (col. 1 line 66 to col. 2, line 1 state(s) that logic or select gate 120 serves the standard electrical function of permitting access to the cell; thus, controlling the voltage applied to the logic gate 120 would control the access to the cell, or would turn the cell on and off);

a floating gate 130 adjacent a second side (drain side) of said channel region, wherein said first side (source side) is opposite said second side (drain side) such that said channel region is between said first side and said second side (see the above remarks), and wherein charge in said floating gate 130 adjusts the threshold voltage of said transistors (this is inherent characteristics of floating gate transistor); and

a programming gate 140 adjacent said floating gate 130, wherein said floating gate 130 is between said programming gate 140 and said channel region.

Regarding claim 34, Hsu discloses the transistor wherein said floating gate 130 is electrically insulated from other structures. See fig. 1.

### Claim Rejections - 35 U.S.C. § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim(s) 2, 9, 31, and 36 stand rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent Application Publication No. 2005/0242391 by She et al.

Regarding claims 2, 9, 31, and 36, She discloses the transistor comprising all claimed limitations, including a gate oxide (tunnel oxide) between said channel region and said logic gate and a first insulator between said channel region and said floating gate, except for expressly teaching that the first insulator is thicker than the gate oxide.

However, it would have been obvious to one having ordinary skill in the art at the time the invention was made that the thicknesses of the gate oxide layer and the first insulating layer are significantly depending on (the dielectric constant of) the materials being used to form each of them; and selecting a known material on the basis of its

suitability for the intended use is just within the general skill of a worker in the art. In re Leshin, 125 USPQ. Furthermore, a modification to have a thickness of one layer to be thicker or thinner than that of the other layer would have involved a mere change in the size of a component. A change in size is generally recognized as being within the level of ordinary skill in the art. In re Rose, 105 USPQ 237 (CCPA 1955).

### Conclusion

- 8. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM 6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith, can be reached on (571)272-1907. The fax numbers for all communication(s) is 571-273-8300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

Art Unit: 2818

Dao H. Nguyen Art Unit 2818 January 04, 2007